

Description


The CXP50100 is a CMOS 4-bit micro-computer common with piggyback / evaluation chip which are developed for CXP50112/CXP50116 function evaluation.

Features

- Instruction cycle 1.9 μ s / 4.19MHz
122 μ s / 32kHz
(Selectable at programming)
- ROM capacity Maximum 32k bytes
(EPROM LCC type 27C256 equipped)
- RAM capacity 544 x 4 bits
(Display area included)
- 51 general purpose I/O ports
- 8 large current ports (Ports C, D)
- Fluorescent display panel controller / driver
(Maximum 256 segments display possible)
 - 1 to 16 digits dynamic scan display
(1 to 8 digits at 24 segments)
 - Page mode / variable mode
 - Dimmer function
 - High withstand voltage output (40V)
 - Pull-down resistance
(Mask option for each bit)
- 14-bit PWM output for D/A conversion
- Remote control receive circuit
(Be independent of the timer / counter)
- 3-bit A/D converter (8 channels per circuit)
- 32kHz reload timer / event counter
- Power supply voltage detection reset function
- Rich wake up functions
 - WP pin
 - 4 general purpose ports (Edge detection)
 - Remote control receive circuit
 - 32kHz timer / counter
- 8-bit / 4-bit variable serial I/O with prescaler
- 8-bit timer with prescaler, 8-bit timer / event counter with prescaler, 18-bit time base timer and 8-bit reload timer with prescaler, independently controlled

Package Outline

Unit : mm



- Arithmetic and logical operations possible between the entire ROM area, I/O area and the accumulator by means of memory mapped I/O
- Reference to the entire ROM area is possible with the table look-up instruction
- 2 kinds of power down modes of sleep and stop
- Power on reset circuit (Mask option)
- Provided with 80-pin ceramic QFP


Note) The mask option is fixed according to a kind of CXP50100.
See the list of products for details.

Structure


Silicon gate CMOS IC

Block Diagram

(With wake-up function) (Common with A/D converter analog input)











Pin Configuration (Top View)





Note) 1. Do not make any connections to NC pins.
 2. Use 27C256 type for EPROM.

Pin Description

Symbol	Name	I/O	Equivalent Circuit	Description
V _{DD}	Supply voltage	—		Positive voltage supply pin
V _{SS}	Grounding voltage	—		GND pin
EXTAL	Clock input	I		Clock oscillation circuit input pin. Connect the crystal oscillator or ceramic resonator between the EXTAL and XTAL. To use an external clock input, connect the clock oscillation source to the EXTAL pin and open the XTAL pin.
XTAL	Clock output	O		Clock oscillation circuit output pin
$\overline{\text{RST}}$	Reset	I/O	 <p>Mask option</p> <p>Output pull-up resistor (P-ch Tr) N-ch Tr output Schmitt inverter input</p>	Serves as the incorporated power-on reset circuit output pin. When inputting a reset signal from the outside, provide 2 instruction cycles or longer of an "L" level (0V).
INT	External interrupt	I		Serves as interrupt input pin. Permits the selection with a program of the edge and the level modes.
$\overline{\text{EC}}$	Event counter input	I		Event counter input pin.
SI/PX2	Serial input Port X	I	Schmitt inverter input	Doubles as a serial interface (8 bits) input pin and as bit "2" (input) of port X.
SO/PX1	Serial output Port X	I/O	 <p>Tri-state output or pull-up resistor output possible Inverter input</p>	Doubles as a serial interface (8 bits) output pin and as bit "1" (input) of port X.
$\overline{\text{SC}}$ /PX0	Serial clock Port X	I/O	 <p>Tri-state output or pull-up resistor output possible Inverter input</p>	Doubles as clock input/output pin for the serial interface and as bit "0" (input) of port X.

Symbol	Name	I/O	Equivalent Circuit	Description	
RMC/ PY3	Remote control input Port Y	I		Remote control receive circuit input pin. Input pin for bit "3" of port Y.	
WP/ PY2	Wake-up input Port Y	I	Schmitt inverter input	Doubles as a wake-up input pin to release the standby state, and as bit "2" (input) of port Y.	
PWM/ PY1	PWM output Port Y	O		Doubles as a PWM generator (14 bits) output and as bit "1" (output) of port Y.	
PY0	Port Y	O	(When reset : 1) Inverter output	Output pin for bit "0" of port Y.	
PA0 to PA3	Port A	I/O		This 4-bit input/output port permits its each individual port to be programmed to serve for input or output. Its output format is a tri-state or pull-up resistor output.	
PB0/AD4 to PB3/AD7	Analog input Port B	I/O		B and I only for A/D input port	This 4-bit input/output port permits its each individual bit to be programmed to serve either as input or output. Its output format is a tri-state or pull-up resistor output. It is also used for A/D converter input.
PC0 to PC3	Port C	I/O		This 4-bit input/output port permits its each individual port to be programmed to serve for input or output. Its output format is a tri-state or pull-up resistor output.	
PD0 to PD3	Port D	I/O		This 4-bit input/output port has the functions that are equivalent to those of port C.	
PE0 to PE3	Port E	I/O		Tri-state output or pull-up resistor output possible Inverter input	This 4-bit input/output port has the functions that are equivalent to those of port C.
PF0 to PF3	Port F	I/O		This 4-bit input/output port has the functions that are equivalent to those of port C.	
PI0/AD0 to PI3/AD3	Analog input Port I	I/O		This 4-bit input/output port has the functions that are equivalent to those of port C. It is also used for A/D converter input.	

Symbol	Name	I/O	Equivalent Circuit	Description
V _{FDP}	Power supply for FDP	-		Load current supply pin needed when load resistance is built-in to output driver for FDP (Fluorescent display panel).
T0 to T7	Timing	O	 <p>P-ch open drain output Pull-down resistance (Mask option)</p>	Lower 8-digit output pin of the FDP timing signal.
T8/S23 to T15/S16	Timing/segment	O		Combination output pin of higher 8-digit of the FDP timing signal and the segment signal.
PG0/S4 to PG3/S7	Port G/segment	O		Combination pin of the 4-bit output port and FDP segment signal output.
PH0/S0 to PH3/S3	Port H/segment	O		The same as port G.
PJ0/S12 to PJ3/S15	Port J/segment	O		The same as port G.
PK0/S8 to PK3/S11	Port K/segment	O		The same as port G.
TEX	32kHz T/C clock input	I	<p>Mask option</p> 	Input pin of the 32kHz timer clock generated circuit. Connect 32,768 kHz crystal oscillator between TEX and TX. Connect clock oscillation source to TEX pin and bleed TX pin when this circuit is used as event clock input.
TX	32kHz T/C clock output	O		Output pin of the clock generated circuit.
V _{REF}	Reference voltage input	I		Reference voltage input for power supply voltage resetting circuit. Connect the zener diode normally.

Absolute Maximum Ratings

Ta = -20°C to +75°C, Vss = 0V

Item	Symbol	Rating	Unit	Remarks
Power supply voltage	V _{DD}	- 0.3 to + 7.0	V	
Input voltage	V _{IN}	- 0.3 to + 7.0* ¹	V	
Output voltage	V _{OUT}	- 0.3 to + 7.0* ¹	V	
Display output voltage	V _{OD}	V _{DD} - 40 to V _{DD} + 0.3	V	As P channel transistor is open drain, V _{DD} voltage is determined as standard.
High level output current	I _{OH}	- 5	mA	Other than display output pins* ² : per pin
	I _{ODH1}	- 15	mA	Display output S0 to S15 : per pin
	I _{ODH2}	- 35	mA	Display output T0 to T7, T8/S23 to T15/S16 : per pin
High level total output current	Σ I _{OH}	- 40	mA	Total of other than display output pins
	Σ I _{ODH}	- 100	mA	Total of display output pins
Low level output current	I _{OL}	15	mA	Port 1 pin
	I _{OLC}	20	mA	High current port pin* ³
Low level total output current	Σ I _{OL}	100	mA	Entire pin total
Operating temperature	T _{opr}	- 20 to + 75	°C	
Storage temperature	T _{stg}	- 55 to + 150	°C	
Allowable power dissipation* ⁴	P _D	600	mW	QFP

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operation conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

*1) V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.

*2) Specifies the output current of the general purpose I/O port PA to PF, PI, SO, \overline{SC} , PY0 and PY1.

*3) The high current operation transistors are the N-CH transistors of the PC and PD ports.

*4) Allowable power dissipation of EPROM excluded.

Recommended Operating Condition

Vss = 0V

Item	Symbol	Min.	Max.	Unit	Remarks
Power supply voltage	V _{DD}	4.5	5.5	V	Guaranteed range of operation by EXTAL colck
		2.5	5.5	V	Guaranteed range of operation by TEX colck, guaranteed range of data hold during STOP
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	
	V _{IHS}	0.8V _{DD}	V _{DD}	V	Hysteresis input* ¹
	V _{IHEX}	V _{DD} - 0.4	V _{DD} + 0.3	V	EXTAL pin* ²
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	
	V _{ILS}	0	0.2V _{DD}	V	Hysteresis input* ¹
	V _{ILEX}	- 0.3	0.4	V	EXTAL pin* ²
Operating temperature	T _{opr}	- 20	+ 75	°C	

*1) The TEX pin when the counter mode is selected by each of INT, \overline{EC} , PX0, PX2, PY2, PY3, \overline{RST} pins and mask option.

*2) Specified only during external clock input.

Electrical Characteristics

DC characteristics

Ta = -20°C to +75°C, Vss = 0V

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit	
High level output voltage	VOH	PA to PF, PI PX0, PX1	VDD = 4.5V, IOH = -0.5mA	4.0			V	
			VDD = 4.5V, IOH = -1.0mA	3.5			V	
Low level output voltage	VOL	PY0, PY1 RST (VOL only)	VDD = 4.5V, IOL = 1.8mA			0.4	V	
			VDD = 4.5V, IOL = 3.6mA			0.6	V	
Input current	IIHE IILE	EXTAL	VDD = 5.5V, VIH = 5.5V	0.5		40	μA	
			VDD = 5.5V, VIL = 0.4V	-0.5		-40	μA	
	IIHT IILT	TEX*3	VDD = 5.5V, VIH = 5.5V	0.1		10	μA	
			VDD = 5.5V, VIL = 0.4V	-0.1		-10	μA	
	IILR	RST *2		-1.5		-400	μA	
High impedance I/O leakage current	IIZ	PA to PF, PI PX0 to PX2, PY2, PY3, EC, INT, RST *2, TEX*3	VDD = 5.5V VI = 0, 5.5V			±10	μA	
Display output current	IOH	S0 to S15	VDD = 4.5V	-7			mA	
		S16/T15 to S23 /T8, T0 to T7	VOH = VDD - 2.5V	-18			mA	
Open drain output leakage current (P-CH Tr OFF in state)	ILOL	S0 to S15, S16/ T15 to S23/T8, T0 to T7	VDD = 5.5V VOL = VDD - 35V			-20	μA	
Pull-down resistance*1	RL	S0 to S15, S16/ T15 to S23/T8, T0 to T7	VDD = 5V VFDP = VDD - 35V	60	100	270	kΩ	
Supply current*4	IDD1	VDD	Entire output pins open					
			Crystal oscillation (C1 = C2 = 22pF) of VDD = 5.5V, 4.19MHz		7	20	mA	
	IDD2		Crystal oscillation (C1 = C2 = 18pF) of VDD = 3V, 32kHz		50	250	μA	
	IDDSP1		SLEEP mode					
			VDD = 5.5V, 4.19MHz oscillation		5	12	mA	
	IDDSP2		VDD = 3V, 32kHz oscillation		40	200	μA	
IDDS1	STOP mode							
	VDD = 3V, 32kHz with T/C		7	40	μA			
IDDS2	VDD = 5.5V, 32kHz without T/C (For mask option select counter, Pin is fixed.)				10	μA		
Input capacity	CIN	PA to PF, PI, PX, PY2, PY3, EXTAL, TEX, EC, INT, RST	Clock 1MHz 0V other than the measured pins		10	20	pF	

- *1) In case the incorporated pull-down resistance has been selected with mask option.
- *2) \overline{RST} pin specifies the input current when the pull-up resistance is selected, and specifies leakage current when nonresistance is selected.
- *3) The TEX pin specifies the input current when the 32kHz oscillation is selected by the mask option, and specifies the leak current when the counter mode is specified.
- *4) Power supply current of EPROM excluded.

AC Characteristics

(1) Clock timing

$T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{DD} = 4.5\text{V}$ to 5.5V , $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
System clock frequency	f_c	XTAL EXTAL	Fig. 1, Fig. 2	1		5	MHz
System clock input pulse width	t_{XL} t_{XH}	EXTAL	Fig. 1, Fig. 2 (External clock drive)	90			ns
System clock input rising and falling times	t_{CR} t_{CF}					200	ns
System clock frequency	f_{CS}	TEX*2 TX	$V_{DD} = 2.5$ to 5.5V Fig. 2		32.768		kHz
Event count clock input pulse width	t_{EL} t_{EH}	\overline{EC}	Fig. 3	t_{sys}^{*1} $+0.05$			μs
Event count clock input rising and falling times	t_{ER} t_{EF}	\overline{EC}	Fig. 3			20	ms
Event count input clock input pulse width	t_{TL} t_{TH}	TEX*3	Fig. 3	10			μs
Event count input clock rising and falling times	t_{TR} t_{TF}	TEX*3	Fig. 3			20	ms

- *1) t_{sys} in the EXTAL input clock is $t_{sys} = 8/f_c$
 t_{sys} in the TEX input clock is $t_{sys} = 4/f_{CS}$

- *2) Specified when the crystal oscillation mode is selected by the mask option.
- *3) Specified when the counter mode is selected by the mask option.

Note) When adjusting the frequency accurately, there may be cases in which they may differ from Fig. 2.




Fig. 1 Clock timing




Fig. 2 Clock applying condition




Fig. 3 Event count clock timing

(2) Serial transfer

$T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{DD} = 4.5\text{V}$ to 5.5V , $V_{SS} = 0\text{V}$

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
Serial transfer clock (\overline{SC}) cycle time	t_{KCY}	\overline{SC}	Input mode	$t_{sys}/4 + 1.42$		μs
			Output mode	t_{sio}		μs
Serial transfer clock (\overline{SC}) high and low level widths	t_{KH}	\overline{SC}	Input mode	$t_{sys}/8 + 0.7$		μs
	t_{KL}		Output mode	$t_{sio}/2 - 0.1$		μs
Serial data input setup time (against $\overline{SC} \uparrow$)	t_{SIK}	SI	\overline{SC} input mode	0.1		μs
			\overline{SC} output mode	0.2		μs
Serial data input hold time (against $\overline{SC} \uparrow$)	t_{KSI}	SI	\overline{SC} input mode	$t_{sys}/8 + 0.5$		μs
			\overline{SC} output mode	0.1		μs
Data delay time from \overline{SC} falling	t_{KSO}	SO			$t_{sys}/8 + 0.5$	μs

- Note** 1) t_{sys} is the EXTAL input clock $t_{sys} = 8/f_c$
 (It cannot be used with TEX input clock)
 t_{sio} is turned into either $2t_{sys}$, $4t_{sys}$ or $16t_{sys}$ by means of a program
- 2) The Load of data output delay is $50\text{pF} + 1\text{TTL}$




Fig. 4 Serial transfer timing

(3) A/D converter

$T_a = -20^\circ\text{C}$ to $+75^\circ\text{C}$, $V_{SS} = 0\text{V}$

Analog input voltage	Pin	Conditions	Digital conversion value
0.0 to 0.33V	AD0 to AD7	$V_{DD} = 5\text{V}$	000
0.82 to 1.29V			001
1.78 to 2.21V			010
2.69 to 3.06V			011
3.56 to 4.06V			100
4.62 to 5.0V			101

Note) The digital conversion value are the values when FF_H address of the RAM file 1 in the program are read.

(4) Power Supply Voltage Detection Reset Function

Ta = -20°C to +75°C, Vss = 0V

Item	Symbol	Pin	Conditions	Min.	Typ.	Max.	Unit
Power supply voltage detection reset function of operation voltage range	V _{LPOP}	V _{DD}	Voltage range allowing system operation	2.5		5.5	V
Power supply voltage drop detection function	V _{POP}	V _{DD}	When V _{REF} pin voltage is 3.3V Flag set when voltage drops System reset when voltage rises	3.8	4.0	4.2	V

The graph in Fig. 5 shows the relationship between the power supply voltage V_{DD} and reference voltage V_{REF} of the power supply voltage detection reset function.

Note) The graph in Fig. 5 serves as guide to the function operation area obtained using average devices.
Individual adjustment is needed when Zener diodes, etc., are connected to the V_{REF} pin.




Fig. 5 Power supply voltage detection reset function chart

(5) Others

Ta = -20°C to +75°C, V_{DD} = 4.5V to 5.5V, V_{SS} = 0V

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
External interruption high and low level widths	t _{11H} , t _{11L}	INT	During edge detection mode	t _{sys} + 0.05		μs
Reset input low level width	t _{RSL}	$\overline{\text{RST}}$		2t _{sys} *1		μs
Wake-up input high level width	t _{WPH}	WP	STOP mode	500		ns
			SLEEP mode	t _{sys} + 0.05		μs
Wake-up input high and low level widths	t _{WPAH} t _{WPAL}	PA0 to PA3	STOP mode	500		ns
			SLEEP mode	500		ns

Note) t_{sys} in the EXTAL input clock is 8/f_c

* 1) For resetting when operating in TEX input clock, hold the low level more than the oscillation stabilizing time of EXTAL input clock.




Fig. 6 Interruption input timing




Fig. 7 Reset input timing




Fig. 8 Wake-up input timing





Fig. 9 Wake-up input timing

Power on reset *

T_a = -20°C to +75°C, V_{SS} = 0V

Item	Symbol	Pin	Conditions	Min.	Max.	Unit
Power supply rising time	t _R	V _{DD}	Power on reset	0.05	50	ms
Power supply cut-off time	t _{OFF}		Repetitive power on reset	1		ms

* Specifies only when power on reset function is selected.



The power supply should rise smoothly.

Fig. 10 Power on reset

Notes on Application

See Fig. 11, Additive capacity calculation chart, when using the crystal oscillator and select the appropriate capacity.




Fig. 11 Crystal oscillation circuit additive capacity calculation chart

Note) The above chart shows a range in which the average quartz resonator has a relatively fast oscillation rising edge and stable characteristics. The capacity should be selected to correspond to the appropriate constant for each quartz resonator, should the frequency of the quartz resonator be accurately adjusted.


Fig. 12 shows recommended circuits and oscillators.

Use the trimmer capacitor to C1, in the case of accurate adjustment of the oscillation frequency.

1. Main clock
4.19MHz

Ceramic resonator


Manufacturer	Model	Frequency range(MHz)	C1 (pF)	C2(pF)	Rd(Ω)
MURATA MFG CO., LTD.	CSA4.19MG040	4.19	100	100	—
	CSA4.19MGW040		built in	built in	—



Crystal oscillator

Manufacturer	Model	Frequency range(MHz)	C1 (pF)	C2(pF)	Rd(Ω)
CITIZEN WATCH CO., LTD.	CSA309	4.19	10 (20 trimmer)	10	—
NIHON DEMPA KOGYO CO., LTD.	AT-51		15 (20 trimmer)	15	6.8k
KINSEKI LTD.	HC-49/U-S		22 (20 trimmer)	22	3.3k

2. 32kHz Timer/Counter



Manufacturer	Model	Frequency range(kHz)	C1 (pF)	C2(pF)	Rd(Ω)
CITIZEN WATCH CO., LTD.	CFS-308	32.768	18 (20 trimmer)	18	—
NIHON DEMPA KOGYO CO., LTD.	MX-38T		22 (20 trimmer)	22	470k
KINSEKI LTD.	P3		22 (20 trimmer)	22	3.3k

About the details of oscillators, please inquire the makers or the agencies.

Fig. 12 Recommended oscillation circuit

When using the A/D converter as the key input, it is recommended that the circuit structure shown in Fig. 13 be used.





Fig. 13 Recommended example of key circuit by A/D converter

EPROM Read Timing


Reference : Ta = - 20 to + 75 °C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V

Item	Symbol	Pin	Min.	Max.	Unit
Address → Data Input delay time	t _{ACC}	A0 to A14 I0 to I7		300	ns
Address → Data Retention time	t _{IH}	A0 to A14 I0 to I7	0		ns

EPROM Timing



Conduct as follows for the switchover of piggy mode/evaluation mode.



List of products

Option item	Product	CXP50100-U01Q
Package	80 pins plastic QFP	80 pins ceramic QFP
ROM capacity	12k bytes/16k bytes	EPROM 32k bytes
Pull-up resistance of reset pin	Mask/Non-mask	Mask
Power on reset circuit	Mask/Non-mask	Mask
32kHz timer/counter	Timer/counter	Timer mode
High withstand voltage pull-down resistance	Mask/Non-mask	Non-mask

Note) Chip for both piggy and evaluation.